Abstract. An emerging trend in microprocessor design is to move complexity from a machine's microarchitecture into its instruction-set architecture. This trend will allow compilers to express inter-instruction dependency information that current superscalar out-of-order machines, such as the Pentium III, derive while performing computation. This trend will change the nature of microprocessor veri cation: The microarchitectural models will become simpler; but their speci cations will become more subtle. This paper explores the implications that this trend will have on microprocessor veri cation. We develop an explicitly parallel instruction-set architecture motivated by I n tel's IA-64 and discuss possibilities for microarchitectural implementations. We then explore correctness criteria for relating microarchitectures to explicitly parallel instruction sets.
Introduction
Historically, each generation of microprocessors has been more aggressive than the previous generation in its search and exploitation of instruction-level parallelism 23 . For example, Intel's Pentium III which is based on the P6 microarchitecture 6, 12 maintains a graph of 40 instructions, from which it analyzes inter-instruction dependencies and dynamically schedules instructions into execution units.
There is a cost to this sophistication. Complex superscalar out-of-order microarchitectures lead to larger, hotter microprocessors that consume more power 8 . They are di cult to design and debug, and typically have long critical paths, which inhibit faster clock speeds 5 . Some microarchitects feel that the returns are diminishing from their continued investment i n to the run-time discovery of instruction-level parallelism 25 .
A new trend is developing. Intel 13, 14 , Hewlett-Packard 13, 19 , Compaq 30 , Tera 2 , Elbrus 9 and others are all extending or designing new instructionset architectures with constructs for explicit parallelism. These features include predication 1 , speculative load instructions 17 , and annotations that describe the dependencies between instructions 28 .
What will these new instruction-sets look like? How will we v erify microarchitectures against them? These are the questions that we hope to address. In this paper, we construct a formal semantics for an instruction-set architecture based on publicly available information regarding Intel's new IA-64 10 . We then develop a clustered microarchitectural design, and discuss its correctness criteria.
OA-64: an explicitly parallel instruction set
This section introduces and motivates the emerging style of architecture design through the Oregon Architecture OA-64 | an explicitly parallel instruction set. OA-64 extends a traditional instruction set in three ways:
Predication allows for the conditional execution of instructions. Speculative loads are instructions that can be issued before the value they produce is needed without risk of raising an exception.
Parallelism annotations describe the dependencies between instructions.
To see how these features t into OA-64, look at Fig. 1 which contains an OA-64 code of the factorial function:
An OA-64 program is a nite sequence of packets, where each packet consists of three instructions. OA-64 programs are addressed at the packet-level. That is, instructions are fetched in packets, and branches can jump only to the beginning of a packet. Instructions are annotated with thread identi ers. F or example, the 0 in the check s instruction declares that instructions with thread identi ers that are not equal to 0 can be executed in any order with respect to the check s instruction. Packets can be annotated with a fence directive FENCE, which directs the machine to retire all in-ight instructions before executing the following packet.
Instructions are predicated on boolean-valued registers. For example, the check s instruction will only be executed if the value of p5 is true in the current register-le state.
Calculating regions
Thread identi ers and fences are annotations to express concurrency information about instructions. One useful presentation of this concurrency information is a directed graph whose nodes are sets of threads which are nite instruction sequences that occur between fence directives. We call each set of threads a region. The general idea is that that an OA-64 machine will execute one region at a time. In this manner, all values computed in previously executed regions are available to all threads in the current region. In this section we derive the meaning of the code in Fig. 1 by calculating its regions. We assume that packet 100 issues a fence, and that before entering this code, the machine has loaded a value into register r2 with the speculative load instruction load s.
In packet 101, the check s instruction declares that the machine is about to use the value stored into r2. It is at this point that the machine should raise any exceptions that might have been encountered while speculatively loading data into r2. The rst packet also initializes the values of registers r1 and r3. Because r3 depends on the value of r2, the check s instruction must be executed before writing to r3 | this is expressed by placing the same thread-identi er 0 in the two instructions. The calculation of r1, h o w ever, can be executed in any order with respect to the 0 thread.
The fence directive in packet 101 instructs the machine to retire the active threads before executing the following packet. Because both packets 100 and 101 issues fence directives, packet 101 forms its own region: where boxes represent threads. Instructions within a thread must be executed in order. Threads, however, can be executed in any i n terleaving-order with other threads. Packet 101 forms a region | therefore the machine is required to synchronize the state before executing the next packet. Because packet 102 is also fenced, it also forms its own region: The comparison instruction sets the predicate register p2 to true if r2 is not equal to 0. The value of p3 is set to the negation of p2. Because packet 103 is not fenced, but packet 104 is, the next region is formed from packets 103 and 104: 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 000000000000000000000000 This region contains 5 singleton threads. Note that, if both p2 and p3 were true, two threads would write to the program counter pc in an arbitrary order. However, because p2 and p3 are the negation of one another, for a given run of the region only one thread will write to pc. Assignments to the program counter within a region are visible to the machine's fetch mechanism only after a fence directive has been issued. Therefore, a trace of an OA-64 program can be viewed as an in nite path through the nite directed graph formed by regions and their successors: 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 00000000000000000000000 At rst glance, issuing speculative loads and calculating regions may appear strange. However this is precisely the sort of control calculation an out-of-order machine performs while executing a traditional program 25 . For example An out-of-order execution core allows instructions following a memory load to execute before retiring the load. The Pentium III temporarily stores completed successors of a load into a content-addressable array u n til the load is retired, and ushes the array if the load raises an exception. The OA-64 code fragment in Fig. 1 uses a check s instruction that checks to see if the previously issued speculative load succeeded before executing the instructions that depend on it. A traditional encoding of the factorial function would use a conditional branch in the place of the predicate calculation. A machine with branch speculation might predict that the branch is not taken and issue the instructions in the third packet before calculating the condition. In this case the branch target bu er is acting as the predicate register le. The OA-64 program calculates a predicate, issues instructions from both sides of the would-be branch, and in the end only commits the instructions that satisfy the predicate. In a traditional instruction set the encoding of the factorial function would leave m uch of the instruction-level parallelism implicit. The scheduling logic within an out-of-order machine might analyze the register references and discover that the subtract and multiply instructions are not dependent and can be scheduled out-of-order. In OA-64, the compiler or programmer declares the dependencies between instructions. If the compiler expresses that the subtract and multiply instructions are not dependent, the machine may retire them out-of-order.
Semantics of OA-64
In this section we describe a formalization of OA-64 that facilitates the mathematical veri cation of microarchitectural implementations. The meaning of OA-64 is de ned by a set of restrictions on the source program, an initial state, and a transition relation that describes how instructions e ect the state.
Source code restrictions
The following restrictions are placed on OA-64 programs: a m ultiple packet region must always execute at least one branch instruction; a branch instruction can only jump to a packet that immediately follows a packet with a fence directive, or to the rst packet in the program; a program must be a nite sequence of packets;
Initial state and transition relation
We view OA-64 as a two-level language | the bottom level, or base-level, i s a v anilla RISC instruction set with support for speculative loads; the top level, or concurrency-level, handles predication, thread identi er annotations and the fence directives. The concurrency-level language is used to express dependencies between base-level instructions.
The semantics of OA-64 highlight this perspective b y de ning a traditional base-level transition relation and a concurrency-level transition relation. The base-level relation . is de ned over instructions and pairs of base-level architectural states | called base-states | which represent the state of the register le and memory the program counter is modeled as the special register pc in the register le. The expression:
; w . , asserts that instruction w in state can execute and result in state , in .. This relation is simply the familiar instruction-set style of relation used in many papers, i.e. ; x y + z . x 7 ! y + z
The concurrency-level transition relation I is de ned in Fig. 2 is an base-level state. is the state of the region, which is a nite set of nite instruction sequences. Given an OA-64 program, P , the machine's initial concurrency-state is the triple: P;init; ; where init is an initialized base-state, and ; is the empty region.
In the initial concurrency-state, or when the machine has completely executed a region, the concurrency-state of the machine will be in the following form P;;;
In this case, the rule next in Fig. 2 states that the machine should use the value of pc in the current base-state to fetch the next region. The function region, when given an OA-64 program and an index, returns the region pointed to by the index. Also, the base-state is updated by incrementing the program counter.
If the region in the current concurrency-state is not empty, then it will have the form P;;h: : : ; w if p : w s ; : : : i where w if p is the rst instruction of an arbitrarily chosen thread 1 . If, in the base-state , the value of p is false then the instruction w is thrown away rule 1 We use : as a constructor of lists. In the expression x : xs, x is the rst element i n the list and xs represents the remaining elements skip in Fig. 2 The advantage of OA-64 is that the microarchitecture can dedicate more of its resources to computation, and less to scheduling. This section presents an outline of a possible microarchitecture for OA-64.
The picture in Fig. 3 is of Columbia, a clustered OA-64 microarchitecture. The machine's execution core is composed of three independent execution pipelines, or clusters. At each cycle Columbia fetches a packet from the ICache and feeds it to the clusters. In the case that a packet contains a fence directive, the machine stops fetching instructions until all of the clusters have been ushed.
Fetched instructions travel from the ICache to the Route unit, where they are routed to one of three pipelined execution clusters based on their threadidenti er modulus 3. The execution clusters act as traditional in order pipelined execution cores, except that they share a communal register le RF and data cache MCache. At each clock cycle the clusters calculate how many instructions they can accept on the next cycle. The minimum of these values is sent t o the control logic because all of the instructions in a packet might be routed to one execution cluster. The control logic is also signaled when all of the clusters are in a ushed state.
The fetch logic uses the register le's program counter value. The Valid circuit determines, based on whether or not the machine is still servicing a fence directive, if the program counter should be used i.e. the machine has nished processing a region.
Notice that, in contrast to the large amounts of interconnected state found in superscalar out-of-order models, Columbia's state is smaller and mostly local i.e. local bu ers within execution clusters. This is good news for everyone: The reduced state will be simpler for algorithmic formal veri cation; and the reduced interaction between components will be good for deduction. 
Veri cation
Explicitly parallel machines aim to exploit much of the same instruction-level parallelism that superscalar out-of-order machines use | with a twist. They use less hardware, but are more di cult to program. It is therefore natural that the veri cation of explicitly parallel microarchitectures will be similar to the veri cation of superscalar out-of-order machines | with a t wist. They will be easier to prove correct, but the correctness criteria are more di cult to de ne.
Assume that, for a given microarchitectural model, n is a projection representing the machine's region state at time n, and n is the base-state within the microarchitecture. In the case of Columbia, is the contents of the pipelines and their bu ers and equals the contents of the register le and memory cache.
The criteria that we advocate for OA-64 are, for a given program P , the concurrency-state formed with and should in nitely often enter into a reachable concurrency-state de ned by the closure of the instruction-set semantics safety 8n:9n 0 : n n 0 P;zero; ; I P; n 0; n 0 and that the machine in nitely often makes progress in the computation liveness 8n: P;zero; ; I P; n ; n 9 n 0 : n n 0 P; n ; n + I P; n 0; n 0
The key here is regions, which declare the existence of synchronization points | concurrency-states along the path of execution in which threads have access to the results of computation from previously executed threads. In I, every concurrency-states resulting from a next transition is a synchronization point.
The formulation of OA-64, coupled with the constraints on the input program, guarantee that regions are always nite. Therefore OA-64 guarantees that the transition next will be applied in nitely often.
Suppose that, for a given program, the concurrency-state transition graph based on the region element of the concurrency-state has the following form where the black circles represent microarchitectural synchronization points. Between synchronization points the microarchitecture might make more or fewer transitions than the instruction-set architecture. However, when viewing synchronization points, the microarchitecture's transitions are contained by the architecture. The veri cation problem is then to demonstrate that, when the microarchitecture has reached a synchronization point, the state of the register le and the region that it is executing relates to a reachable concurrency-state in OA-64.
OA-64 Columbia

Adapting pipeline ushing methods
When paired with an inductive proof over the in nite path of regions, the pipeline ushing method 4 for pipeline veri cation can be adapted to imply the proposed safety property.
In Burch and Dill's formulation, one must prove the commuting square for all possible instructions I: In the setting of explicitly parallel architectures, we propose letting I range over regions instead of instructions. That is, assume that the microarchitecture begins to execute a region in synchronization point s1, and that s2 is the next synchronization point resulting from the execution starting at s1. Let s1 0 be the result of ushing and projecting out the architectural state from s1, and s2 0 be the analogous calculation from s2. Does there exist a path in I from s1 0 to s2 0 ?.
A drawback to this formulation is that I no longer has a clear bound ie. 16 bit instructions. Instead, I is bounded by the size of regions | which is not satisfactory for model checking. In our veri cation, we made deductive arguments based on the fact that some nite number of cycles after fetching a packet with a fence declaration, Columbia transitions into a synchronization point. We used a symmetry-reduction styled argument to show that, if the microarchitecture fetched an entire region before executing given su cient bu ering, then that is the same as concurrently executing and fetching that region. The more abstract transition relation calculated from this symmetry argument w as then compared to I. The nal step was to show that, when the machine has entered into a synchronization point, that it correctly transitions to the next region. This nal step was proved using Symbolic Trajectory Evaluation 15
A useful characteristic of Columbia-like microarchitectural models is that the number and arrangement of clusters doesn't a ect the correctness of a microarchitectural design. This is because the transition relation I allows for any order of evaluation when many threads are trying to write to a shared location in the object state.
No matter how many clusters the execution core employs, so long as the clusters behave analogously to ., the correctness of the execution core outlined in Fig. 3 can be abstractly characterized by the following assertion certain preconditions have been omitted: S; n ; schedulefetched n ; n I fexecute;skipg S; n+1 ; n+1 where I fexecute;skipg is the closure of the relation I using only the rules execute and skip, and schedule distributes a packet into a partial region.
Note to reviewers: We're waiving our hands a bit in this section. The statements made in this section are b ased o n a p encil-and-paper proof. We are building a proof in Isabelle which should be done before a camera-ready version of this paper would be due.
Related work
The work in this paper is closely aligned in approach with the existing research on the veri cation of superscalar out-of-order machines 3, 7, 11, 24, 26, 27 , all of which use re nement based techniques or ushing which can be cast as an instance of re nement. In most of these papers, extra information about the dependencies, which O A-64 makes explicit, has been added to the models. For example, Damm and Pnueli construct a non-deterministic data-ow machine that computes the same result as the instruction-set architecture and is re ned by a T omasulo-like transition system. Of course their machines can only execute nite instruction streams that do not contain branches; but their abstract dataow machine is similar to OA-64. The instruction set of the Java virtual machine includes facilities for threaded execution. Unfortunatly, the formalizations of the Java virtual machine have, to date, concentrated mainly on type-safety 22 , for example or have assumed a single-threaded semantics such as 29 .
Techniques from formal veri cation have been used to automate the test generation for a dual-issue DLX microprocessor 16 which can be viewed as a simple explicitly parallel machine. The Stanford Validity Checker has been used to show properties of this same processor 18 . However, that paper focuses primarily on the quanti er-free logic of equality with uninterpreted functions and does not go into detail about the properties veri ed.
Future work
The upcoming explicitly parallel instruction-set architectures will take many forms; OA-64 is only one conservative possibility. F or example, the real instruction sets might allow sychronization between individual threads; or they might allow branch instructions to take immediate e ect on the machine's program counter. Meanwhile, real explicitly parallel microarchitectures will use branch prediction, or even out-of-order clusters to improve performance. The work presented here is conservative in its speci cation and model. We hope to verify more sophisticated microarchitectures against more realistic instruction sets.
The use of layered transition relations I and . has been invaluable to the understanding and veri cation of explicitly parallel machines. We hope to generalize this notion, with separate levels for each instruction-set feature: concurrency, predication, speculation, etc. We may nd that a particular piece of a microarchitecture implements a single-level of an instruction-set's semantics; which might allow us to treat the other semantic layers much more abstractly | perhaps as uninterpreted functions.
Letting the I range over entire regions in Section 5.1, while theoretically interesting, makes algorithmic veri cation di cult. We hope to nd other nergrained approaches perhaps still based on ushing that imply correctness.
McMillan's use of symmetry 21 might prove to be useful in the setting of multiple symmetric execution clusters. It should be possible that a small set of cluster con gurations could represent all possible cluster con gurations. McMillan applied this technique to reduce the number of reservation station and execution unit pairs in his model of Tomosulo's algorithm. He represented all con gurations with two reservation station execution unit pairs | one to represent the active pair, and the other to represent all other pairs.
From I, it might b e i n teresting to develop a reference model and verify more sophisticated OA-64 models against it using the algebraic approach proposed by Matthews and Launchbury 20 . This will involve developing perhaps nonnite state circuits that model the characteristics of the instruction set such a s predicated execution, speculative execution, etc, and then using algebraic laws to transform the microarchitectural model into a reference machine.
